





REVISIONS					
REV	ECN#	ZONE	DESCRIPTION	NAME	DATE
A	20100115	PRODUCTION RELEASE PER ECN 20100115	D. YOUNG	24/01/10
B	CP121275	PRODUCTION CHANGE PER CP 121275	V. VADUVA	09/14/2012




HMC821LP6CE Fo & Fo/2
Integrated PLL & VCO
Eval



NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT AND THE INFORMATION CONTAINED IN IT ARE THE PROPRIETARY PROPERTY OF HITTITE MICROWAVE CORPORATION. IT MAY NOT BE COPIED OR USED IN ANY MANNER NOR MAY ANY OF THE INFORMATION OR UPON IT BE USED FOR ANY PURPOSE, WITHOUT THE EXPRESSED WRITTEN CONSENT OF AN AUTHORIZED AGENT OF HITTITE MICROWAVE CORPORATION.



HITTITE MICROWAVE CORPORATION 20 Alpha Rd Chelmsford, MA 01824	
TITLE SCH, CUSTOMER EVALALUATION PLL & VCO FO & FO/2	
PROJECT DRAWING #: 129267	SHEET 1 OF 2
DRAWN BY: D.YOUNG DATE: 10/01/2010	CODE ID NO. 1CN88 SIZE D REV B




Supply Regulator for PLL+VCO

A recommended design practice is to connect the regulator Enable Pin #3 through a 4.7kOhm resistor to the system microcontroller/FPGA for power management control
 Small series resistors required in VR1 and VR4 output paths, as shown


REVISIONS					
REV	ECN#	ZONE	DESCRIPTION	NAME	DATE
A	PRODUCTION RELEASE PER ECN 20100127	D. YOUNG	01/24/2010
B	CP121275		PRODUCTION CHANGE PER CP121275	V. VADUVA	09/14/2012



NOTICE OF PROPRIETARY PROPERTY: THIS DOCUMENT AND THE INFORMATION CONTAINED IN IT ARE THE PROPRIETARY PROPERTY OF HITTITE MICROWAVE CORPORATION. IT MAY NOT BE COPIED OR USED IN ANY MANNER NOR MAY ANY OF THE INFORMATION IN OR UPON IT BE USED FOR ANY PURPOSE, WITHOUT THE EXPRESSED WRITTEN CONSENT OF AN AUTHORIZED AGENT OF HITTITE MICROWAVE CORPORATION.




HMC821 2xFO Integrated PLL & VCO Eval



HITTITE MICROWAVE CORPORATION
20 Alpha Rd Chelmsford, MA 01824

TITLE: SCH, CUSTOMER EVALUATION PLL & VCO 2 X FO

PROJECT	129274	SHEET	1 OF 2
DRAWING #:		CODE ID NO.	1CN88
DRAWN BY	D.YOUNG	DATE	01/10/2010
		SIZE	D
		REV	B



Supply Regulator for PLL+VCO

A recommended design practice is to connect the regulator Enable Pin #3 through a 4.7kOhm resistor to the system microcontroller/FPGA for power management control
 Small series resistors required in VR1 and VR4 output paths, as shown